CDL Modules
hps.h
Go to the documentation of this file.
1 include "axi.h"
2 include "de1_cl.h"
3 extern
4 module hps_fpga_generic( clock clk,
5  input bit reset_n,
6 
7  clock lw_axi_clock_clk,
8  input t_axi_request lw_axi_ar,
9  output bit lw_axi_arready,
10  input t_axi_request lw_axi_aw,
11  output bit lw_axi_awready,
12  output bit lw_axi_wready,
13  input t_axi_write_data lw_axi_w,
14  input bit lw_axi_bready,
15  output t_axi_write_response lw_axi_b,
16  input bit lw_axi_rready,
17  output t_axi_read_response lw_axi_r,
18 
19  input t_de1_cl_inputs_status de1_cl_inputs_status,
20  output t_de1_cl_inputs_control de1_cl_inputs_control,
21 
22  output bit de1_cl_led_data_pin,
23 
24  clock de1_cl_lcd_clock,
25  input bit de1_cl_lcd_reset_n,
26  output t_de1_cl_lcd de1_cl_lcd,
27  output t_de1_leds de1_leds,
28 
29  input t_ps2_pins de1_ps2_in,
30  output t_ps2_pins de1_ps2_out,
31  input t_ps2_pins de1_ps2b_in,
32  output t_ps2_pins de1_ps2b_out,
33 
34  clock de1_vga_clock,
35  input bit de1_vga_reset_n,
36  output t_adv7123 de1_vga,
37  input bit[4] de1_keys,
38  input bit[10] de1_switches,
39  input bit de1_irda_rxd,
40  output bit de1_irda_txd
41  )
42 {
43  timing to rising clock lw_axi_clock_clk lw_axi_ar, lw_axi_aw, lw_axi_w, lw_axi_bready, lw_axi_rready;
44  timing from rising clock lw_axi_clock_clk lw_axi_awready, lw_axi_arready, lw_axi_wready, lw_axi_b, lw_axi_r;
45 }
Definition: de1_cl.h:93
Definition: axi.h:81
Definition: axi.h:55
Definition: input_devices.h:137
module hps_fpga_generic(clock clk, input bit reset_n, clock lw_axi_clock_clk, input t_axi_request lw_axi_ar, output bit lw_axi_arready, input t_axi_request lw_axi_aw, output bit lw_axi_awready, output bit lw_axi_wready, input t_axi_write_data lw_axi_w, input bit lw_axi_bready, output t_axi_write_response lw_axi_b, input bit lw_axi_rready, output t_axi_read_response lw_axi_r, input t_de1_cl_inputs_status de1_cl_inputs_status, output t_de1_cl_inputs_control de1_cl_inputs_control, output bit de1_cl_led_data_pin, clock de1_cl_lcd_clock, input bit de1_cl_lcd_reset_n, output t_de1_cl_lcd de1_cl_lcd, output t_de1_leds de1_leds, input t_ps2_pins de1_ps2_in, output t_ps2_pins de1_ps2_out, input t_ps2_pins de1_ps2b_in, output t_ps2_pins de1_ps2b_out, clock de1_vga_clock, input bit de1_vga_reset_n, output t_adv7123 de1_vga, input bit[4] de1_keys, input bit[10] de1_switches, input bit de1_irda_rxd, output bit de1_irda_txd)
Definition: hps.h:4
Definition: de1_cl.h:41
Definition: de1_cl.h:122
Definition: axi.h:92
Definition: video.h:48
Definition: de1_cl.h:29
Definition: axi.h:71